

REMARKS

The claims are claims 1 to 8.

The application has been amended at many locations to correct minor errors and to present uniform language throughout.

Claims 8 and 9 were rejected under 35 U.S.C. 102(a) as anticipated by APPLICANT'S PRIOR ART. The OFFICE ACTION cites Figure 1 of this application as anticipating the first sequential element (110) to be clocked by a first circuit clock (111) and a second base sequential element (120) to be clocked by a second circuit clock (presumably 112) and cites Figure 2 of this application as anticipating this subject matter.

Claims 8 and 9 recite subject matter not anticipated by APPLICANT'S PRIOR ART. Claims 8 and 9 recite "transition to said next state of said first base sequential element being timed according to a global clock" and "transition to said next state of said second base sequential element being timed according to said global clock." Figures 1 and 2 of this application fail to teach the recited "global clock" corresponding to global clock 350 illustrated in Figure 3. The Applicants submit that the recitation that transitions are "timed according to" this global clock requires some connection of such a global clock to the first and second base sequential elements. No such global clock is illustrated in Figure 1. Reference to Figure 2 of this application does not cure this lack. First base sequential element 110 includes input 102, clock input 111 and output 115. Second base sequential element 120 includes input 103, clock input 112 and output 125. Figure 2 fails to illustrate any of these signals connected to first and second base sequential elements 110 and 120. Paragraph [0026] states "Waveforms 216, 215, 206, 265 and 255 respectively represent circuit clock 116, circuit clock 115, input on path 106, output on path 165 and output on path 155." None of


these waveforms illustrated in Figure 2 correspond to signals connected to first and second base sequential elements 110 and 120. Accordingly, Figure 2 of this application cannot anticipate timing the transitions to a global clock as recited in claims 8 and 9. In addition, paragraphs [0026] to [0030] describing Figure 2 include no mention of a global clock as recited in claims 8 and 9. Accordingly, claims 8 and 9 are allowable over the APPLICANT'S PRIOR ART.

Claims 1 to 7 have been allowed.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated  
P.O. Box 655474 M/S 3999  
Dallas, Texas 75265  
(972) 917-5290  
Fax: (972) 917-4418

Respectfully submitted,  
  
Robert D. Marshall, Jr.  
Reg. No. 28,527